Effect of Size on Analog Circuit Based Emulation of Steady-State Power System Behavior

Anthony S. Deese  
Department of Computer and Electrical Engineering  
Drexel University  
Philadelphia, PA U.S.A.  
asd24@drexel.edu

Aaron St. Leger  
Department of Computer and Electrical Engineering  
Drexel University  
Philadelphia, PA U.S.A.  
as38@drexel.edu

C.O. Nwankpa  
Department of Computer and Electrical Engineering  
Drexel University  
Philadelphia, PA U.S.A.  
nwankpa@ece.drexel.edu

Abstract – This paper further examines the use of analog circuit based emulation to study the behavior of multi-bus power systems, specifically the effect of power system size on the hardware design and performance. The goal is to demonstrate that these effects are minimal and analysis of large power systems through emulation methods is not only a viable but favorable alternative to popular simulation methods.

I. INTRODUCTION

The rise of the digital computer over the last half century revolutionized every aspect of mathematics, science, and engineering. However the operation of these engines will always be dependent on a finite clock period and finite quantization error. This is why a reemergence of analog computational engines has been discussed recently [1]. For many applications, especially those which require a large number of iterative calculations, the limitations of digital computation reveal the need for alternative methods [1].

Examples of such applications are software implementations of the highly iterative Newton-Raphson, Gauss, Gauss-Seidel, and ladder iterative methods for steady-state power flow analysis of large systems [9]. This paper further examines an alternative: the use of component based analog computational engines to study the behavior of such power systems. In analog computation, or emulation, analog hardware utilizes input signals for configuration while measurement devices extract node voltages and branch current flows as solutions [2]. With a reconfigurable design the emulation hardware operates in a similar manner to a software algorithm. Similar to a software algorithm:

- the circuit utilizes a set of input signals to yield a set of desired output unique to that configuration.
- the user requires no knowledge of the hardware’s internal operation.

It is notable that this internal operation is more intuitive that that of software algorithms utilizing linear algebraic methods [2].

For large power systems, the size of this analog hardware may be of concern. However the use of VLSI (very large scale integration) technology provides many solutions. Research conducted in this area is producing smaller, more efficient, and more accurate analog chips. Utilizing these advances, it may be possible to place an emulated power system with hundreds or thousands of buses on a single silicon chip [1].

In order to demonstrate that power flow analysis of large systems through analog emulation is a viable alternative to digital simulation methods, it must be shown that the hardware design and control, solution accuracy, and computational time do not suffer with increases in the system size. This paper examines the performance of analog emulation hardware and hypothesizes that it is comparable, and in many cases superior, to the performance of digital simulation methods. The body of the paper will discuss the system setup and effects of system size on hardware design and emulation performance.

II. HARDWARE SETUP

A. Emulation of AC Systems with DC Networks

Fig. 1 depicts a generalized form of the hardware setup utilized to yield the emulation results presented in this paper [1]. In this setup, the complex parameters of the AC power system are converted to a rectangular form to facilitate the emulation with DC networks. Four DC networks conduct the four components of the AC line currents, shown in rectangular form in (1) [2].

For a lossless power system, in which line conductance values (G) are negligible, only two DC networks are required to conduct current [2].

\[ I = \left( \frac{G V_{B_2} - B V_{I_2}}{l_{2g2}} \right) + j \left( \frac{B V_{B_3} + G V_{I_3}}{l_{3g3}} \right) \]
B. Power Injection Circuit

In this setup each bus is generic. A power injection circuit attached to each bus injects (either positive or negative) power into the network. The steady-state behavior of this circuit can be configured to mimic any type of constant power load or voltage controlled bus [6] [9]. With the addition of small sub-circuits generator VAR limits and constant impedance or current load behavior can be incorporated.

Equations (2) and (3) describe the dynamic behavior of the power injection circuit for operation as a constant power load bus [8]. Both the bus voltage magnitude and angle are dependent on a comparison of the corresponding steady-state electric power injections \((P_E^*, Q_E^*)\) and instantaneous \((P_E, Q_E)\) electric power flows [4]. For voltage controlled buses, the dynamic behavior of the power injection circuit is described only by (3) as the bus voltage magnitude is maintained constant [8].

\[
\frac{\partial |V|}{\partial t} = |K_Q|(Q_E^* - Q_E)
\]

\[
\frac{\partial \delta}{\partial t} = |K_P|(P_E^* - P_E)
\]

Common analog components compose the power injection circuit: operational amplifiers, four-quadrant analog multipliers, operational transconductance amplifier (OTA) based integrators [5], and sine/cosine shaping chips. The circuit utilizes measurements of the bus current flows to update the internal real and imaginary bus voltages \((v_{Re}, v_{Im})\) as dictated by (2) and (3). This scheme allows for the regulation of the bus electric power flows [6].

Fig. 1 presents a simplified schematic of the power injection circuit’s feedback design. The first sub-circuit applies the internal real and imaginary bus voltages, as updated by analog hardware, to the external network bus \((v_1, v_2, v_3, v_4)\). The voltage drop across the small \(R_m\) resistor is minimal. It also utilizes a set of differential amplifiers to measure the four DC current flows \((i_1, i_2, i_3, i_4)\) to the network bus. A second sub-circuit utilizes those four measurements in conjunction with the internal real and imaginary bus voltages to calculate the instantaneous electric power flows. A third sub-circuit performs a comparison of the instantaneous power flows and steady-state power injections and, utilizing an OTA based integrator circuit, updates the bus internal voltage magnitude \(|V|\) and angle \(\delta\) [11]. The updated internal bus voltage, in rectangular form, is fed back to the first and second sub-circuits [6].

Six analog input signals dictate the operation of the power injection circuit:

- the steady-state power injections \((P_E^*, Q_E^*)\)
- the integration time constants \((K_P, K_Q)\)
- the bus initial conditions \((|V|, \delta)\)

Note that instantaneous power flows are the result of calculations performed by sub-circuit #2. For operation as a voltage controlled bus, the voltage magnitude is not allowed to vary from the initial condition [8].

C. Transmission Line Circuit

In this setup each transmission line is generic. Each connection is modeled as a lumped pi transmission line [7]. For emulation of AC power system with DC networks the complex line impedances are represented as four resistances [2]. The transmission line circuit’s design utilizes an OTA based floating voltage controlled resistor to conduct bidirectional line currents [7]. The OTA’s amplifier biasing current \((i_{abc})\) dictates the circuit’s operation. This input may vary the impedance of any transmission line within several orders of magnitude, including an open line condition [5].

III. PERFORMANCE EFFECTS

A. Method of Analysis and Comparison

For the analysis below, two types of results are discussed: emulated and simulated. Emulated results refer to the solutions yielded by simulation of the reconfigurable analog circuits discussed in section 2 by Cadence PSPICE PSD 15.2 [13]. The design utilizes only models of commercially available components. Simulated results, used as a benchmark in most cases, refer to those solutions
yielded by the Newton-Raphson based MATPOWER v.3.0 power flow solver within MATLAB v.7.0.0 [12].

For these trials, the effect of system size is observed at five levels: 3-bus, 6-bus, 9-bus, 14-bus, and 30-bus. Within this paper, these levels will be referred to as the power system standard test set. While IEEE standards define the 14-bus and 30-bus systems, the 3-bus, 6-bus, and 9-bus systems are taken as subsets of the 14-bus case.

One may argue that the test set, spanning one order of magnitude, does not greatly in scale. However traditional digital methods are sensitive to these small changes in size. Utilizing the test set we can gain insight in to the effect of system size on the emulation hardware’s operation. This paper will introduce larger systems and discuss how the trends observed in the test set may be extended to any n-bus power system.

**B. Hardware Design And Control**

When considering the design and control of the emulation hardware, importance is placed upon the effect of system size on:

- required number of active analog components \( n_A \)
- required number of analog control and measurement signals \( n_C \)
- required circuit design changes

The number of active analog components required to construct the emulation hardware increases as a function of the number of system buses \( n_B \) and the number of system transmission lines \( n_L \). Equation (4) describes this relationship mathematically. The number of active components required to construct a single power injection circuit is denoted as \( \alpha_B \) and the number of active components required to construct a single transmission line circuit is denoted as \( \alpha_L \).

\[
n_A = \alpha_B n_B + \alpha_L n_L
\]

(4)

For the standard test sets, the number of transmission lines grows approximately linearly with the number of system buses. This trend continues in to the larger IEEE standard systems. Fig. 2 shows this trend for systems up to a size of 300-bus.

As these systems represent typical power system topologies, the assumption defined in (5) will be made for all n-bus power systems.

\[
n_L = \beta n_B
\]

(5)

\[\text{Fig. 2. Number of Transmission Lines vs. System Size for Test Set}\]

Equation (6) shows that, with this assumption, the number of active analog components required to construct the emulation hardware increases approximately linearly as a function of the number of system buses. Though (6) may not yield an exact value for \( n_A \), it does however ensure that a linear function bounds its growth.

\[
n_A = (\alpha_B + \alpha_L n_B) n_B
\]

(6)

A relationship similar to that shown in (6) describes the number of analog signals required to control and monitor the emulation hardware. Equation (7) shows that, with the assumption made in (5), the number of analog signals required to control the emulation hardware increases approximately linearly as a function of the number of system buses. The number of analog signals required by a single power injection circuit is denoted as \( \gamma_B \) and the number of analog signals required by a single transmission line circuit is denoted as \( \gamma_L \). Though (7) may not yield an exact value for \( n_C \), it does however ensure that a linear function bounds its growth [10].

\[
n_C = (\gamma_B + \gamma_L n_B) n_B
\]

(7)

The generic design and control scheme of each individual power injection and transmission line circuit is unaffected by changes in system size.

**C. Solution Accuracy**

When considering the solution accuracy of the emulation hardware at a single bus \( i \), importance is placed upon the effect of system size on the bus voltage solution error \( \varepsilon_i \). Equation (8) shows how the solutions, complex voltages at bus \( i \), yielded through emulation \( V_i \) and simulation \( V_i' \) define this value.

\[
\varepsilon_i = \frac{|\text{Re}(V_i) - \text{Re}(V_i')|}{|\text{Re}(V_i)|} + \frac{|\text{Im}(V_i) - \text{Im}(V_i')|}{|\text{Im}(V_i)|}
\]

(8)

We propose the use of the maximum of the individual bus errors to define the voltage solution error for the system \( \varepsilon_S \). Refer to (9).

\[
\varepsilon_S = \|\varepsilon_i\|
\]

(9)
Fig. 3 shows the relationship between the system voltage solution error and system size for the test set. With the exception of the 3-bus case, the maximum error remains relatively low, less than 1.0%, and does not vary as a function of the number of system buses. The outlier, high maximum error for the 3-bus case, is a result of a light load profile. For this light load profile the simulated voltage solution at the single load bus contains an imaginary component very close to zero. This small value in the denominator of (8) results in a system voltage solution error for the lightly loaded 3-bus case.

\[
\Delta v_i(t) = v_i(t) - v_i(t-\delta)
\]

Equations (10) and (11) define the individual bus settling time \(t_i\): the length of time required for the step changes of the real and imaginary voltage waveforms at a bus \(i\) to fall below a given threshold \(\phi\) [11]. When considering the computational speed of the emulation hardware, this value is of importance. It is only when these transients have subsided that bus voltage solutions may be reliably extracted.

\[
t_i = \min\{t: \text{Re}(\Delta v_i(t)) + \text{Im}(\Delta v_i(t)) < \phi\}
\]

We propose the use of the maximum of the individual bus settling times to define the settling time for the system. Refer to (12).

\[
t_s = \|t_i\|_{\infty}
\]

Fig. 4 shows the relationship between the bus voltage solution error (\(e\)) and bus number for the IEEE standard 14-bus power system. As with all the systems in the test set, the distribution of error among the system buses is relatively uniform. The emulated solution does not contain any “weak buses” at which the user should expect an unusually high error. Bus 1 is a statically defined reference.

**D. Computational Speed**

Equations (10) and (11) define the individual bus settling time \(t_i\): the length of time required for the step changes of the real and imaginary voltage waveforms at a bus \(i\) to fall below a given threshold \(\phi\) [11]. When considering the computational speed of the emulation hardware, this value is of importance. It is only when these transients have subsided that bus voltage solutions may be reliably extracted.
A. Innovation

This paper further examines the use of analog circuit based emulation to study the behavior of multi-bus power systems. The effect of system size on power system emulation has been touched on in the past. However past studies presented results for very small systems or systems emulated with ideal components. Section III, above, presents physically reproducible results for systems emulated with real, commercially available, component models ranging one order of magnitude in size.

This paper also examines the use of complementary metal oxide semiconductor (CMOS) devices, developed for high frequency operation, for emulation. Section II, above, gives insight as to how these devices may be enhanced for low-frequency purposes.

Finally, this paper introduces the utilization of a more generic power system emulator hardware design in which no distinctions between load and generator buses exist. This scheme is beneficial when considering large systems as it significantly reduces the number of analog circuits required for emulation.

B. Performance Conclusions

This paper demonstrates that the use of analog emulation methods is a viable alternative to digital computation, or simulation, for steady-state power flow of large systems.

Section III, above, shows that both the size of the emulation hardware and computational speed vary linearly as a function of the system size. The effect of system size on emulation hardware accuracy is minimal. These individual trends, discussed in parts B, C, and D of Section III, do not only describe performance within the test set. They may be extended to describe the performance of the emulation hardware for power systems of any size.

This conclusion demonstrates that the performance of emulation hardware does not significantly suffer with increases in system size. With respect to design, error, and speed it is comparable, and in many cases superior, to the performance of digital simulation methods. This is most evident with respect to computational speed. This paper shows that the solution computational time for the emulation hardware varies linearly with the system size. This is a great advantage over the exponential relationship between the solution computational time and system size for digital methods.

The performance of this analog emulation will only improve with advances in CMOS and VLSI technologies [10]. In the future it will provide many promising new opportunities in the field of computation, especially for complex non-linear problems [1].

ACKNOWLEDGEMENT

The research upon which the paper is based was provided by the United States Department of Energy (DOE) under Grant No. CH11171. It was this funding that made the work possible.

REFERENCES


Table 1. Config./Data Acquisition Time vs. Number System Buses

<table>
<thead>
<tr>
<th>Number Buses</th>
<th>System Settling Time (ms)</th>
<th>Config./Data Acq. Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>40,000</td>
<td>1.910</td>
<td>16.758</td>
</tr>
<tr>
<td>27,035</td>
<td>1.910</td>
<td>11.766</td>
</tr>
<tr>
<td>7,917</td>
<td>1.910</td>
<td>4.790</td>
</tr>
<tr>
<td>1,648</td>
<td>1.910</td>
<td>2.526</td>
</tr>
</tbody>
</table>